

PATENT

Attorney Docket No. MTI-31529

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Ronald A. Weimer
Serial No. : 09/935,255
Filing Date : August 22, 2001
For : Method of Composite Gate Formation
Group Art Unit: 2813
Examiner : CHEN, Jack S. J.
Confirmation No.: 1208

CERTIFICATION OF SUBMISSION

I hereby certify that, on the date shown below, this correspondence is being transmitted via the Patent Electronic Filing System (EFS) addressed to Examiner CHEN at the U.S. Patent and Trademark Office.

Date: March 15, 2006

John R. Palmatier

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

COMMUNICATION re: Information Disclosure Statement

Sir:

This communication is in reference to the Office Action mailed November 16, 2005, in the above-identified application.

The Examiner returned an initialed copy of the Form 1449 submitted by Applicant on July 8, 2004. The Examiner had crossed off the following reference:

Wolf, Silicon Processing for the VLSI Era, Vol. 2-Process Integration, Lattice Press: Sunset Beach CA, 1990, pp. 332-335

The Examiner indicated that a copy of the reference needed to be provided. As requested, enclosed herewith is a copy of the Wolf reference.

No fee is due for consideration of this reference. The reference was originally listed on a Form 1449 submitted in an Information Disclosure Statement (IDS) filed by Applicant on July 8, 2004 (copy enclosed). As stated in the IDS, a copy of the reference was not provided because it is available in a related divisional application USSN 10/236,841.

Applicant requests that this reference be made of record in the present application, and that the Examiner return an initialed copy of the enclosed Form 1449 to Applicant, indicating that this reference has been considered.

Respectfully submitted,


Kristine M. Strodtloff
Reg. No. 34,259

Dated: March 15, 2006

WHYTE HIRSCHBOECK DUDEK S.C.
555 East Wells Street
Suite 1900
Milwaukee, Wisconsin 53202-3819
(414) 273-2100
Customer No. 31870

Enclosures:

Form PTO/1449

Copy of IDS and Form 1449 filed by Applicant on July 8, 2004

Copy of initialed Form 1449 (Wolf reference crossed out)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Washington, D.C. 20231 INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO.	Serial No.
	MTI-31529	09/935,255
	Applicant	Confirmation No.
	Ronald A. Weimer	1208
	Filing Date	Group Art Unit
	08/22/2001	2813

U.S. PATENT DOCUMENTS

Examiner Initial	Document No.	Publication/ Issue Date	Patentee	U.S. Class	Sub-Class

OTHER DOCUMENTS (Including Author, Title, Date, Relevant Pages, Place of Publication)

Examiner Initial	Non-Patent Document
C1	Wolf, Silicon Processing for the VLSI Era, Vol. 2-Process Integration, Lattice Press: Sunset Beach CA, 1990, pp. 332-335

Examiner Initials	Date Considered
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	

March 15, 2006

JUL 08 2004
OFFICIAL

PATENT

Attorney Docket No. MTI-31529

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Weimer, Ronald A
Serial No. : 09/935,255
Filing Date : August 22, 2001
For : Method of Composite Gate Formation
Group Art Unit : 2813
Examiner : CHEN, Jack S.J.
Confirmation No. : 1208

COPY**CERTIFICATION UNDER 37 CFR 1.8(s) and 1.10**

I hereby certify that, on the date shown below, this correspondence is being transmitted by facsimile to the central facsimile number (703) 872-9306 addressed to Examiner Chen at the US Patent and Trademark Office.

Date: 7-8-4 Patricia Piccola

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 C.F.R. §§ 1.56 and 1.97, Applicant submits the information listed on the attached Form PTO-1449 for consideration in the above-identified application. No representation is made that a reference is "prior art" within the meaning of 35 U.S.C. §§ 102 and 103.

The references listed on the enclosed Form PTO-1449 were cited by the Examiner in a divisional application USN 10/236,841. Accordingly, copies of these documents are not provided because these documents are available in the divisional file. However, if these copies are not available to the Examiner, Applicant will provide a copy upon request.

This Supplemental Information Disclosure Statement is being filed after the mailing of a first action on the merits and before the mailing of a final action under §1.113 (37 CFR §1.97(e)). Accordingly, please charge the required fee as set forth in §1.17(p) to Account No. 23-2053 for the consideration of these references.

MKE/952570.1


1 of 2

USSN 09/935,255

Supplemental Information Disclosure Statement

Return of the enclosed Form PTO-1449 in the next communication to Applicant, showing the citations as initialed and considered, is respectfully requested.

Respectfully submitted,

Dated: July 8, 2004Kristine M. Strodtloff
Registration No. 34,259

WHYTE HIRSCHBOECK DUDEK S.C.
555 East Wells Street, Suite 1900
Milwaukee, Wisconsin 53202-3819
(414) 273-2100

Customer No. 31870

MIKE/952570.1

2 of 2

Patent

Attorney Docket No. MTL-31529

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Washington, D.C. 20231 INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO.	Serial No.
	MTL-31529	09/935,255
	Applicant	Confirmation No.
	Ronald A. Weimer	1208
	Filing Date	Group Art Unit
	08/22/2001	2813

COPY

U.S. PATENT DOCUMENTS

Examiner Initial		Document No.	Publication/ Issue Date	Patentee	U.S. Class	Sub-Class
	A1	5,563,093	10-08-96	Koda et al.	438	231
	A2	6,005,807	12-21-99	Chen	365	185.26
	A3	6,087,229	07-11-00	Aronowitz et al.	438	591
	A4	6,323,114 B1	11-27-01	Hattangady et al.	438	591

OTHER DOCUMENTS (Including Author, Title, Date, Relevant Pages, Place of Publication)

Examiner Initial		Non-Patent Document
	C1	Wolf, Silicon Processing for the VLSI Era, Vol. 2-Process Integration, Lattice Press: Sunset Beach CA, 1990, pp. 332-335

Examiner Initials	Date Considered
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	

MKE/952574.1

1 of 1

Patent

Attorney Docket No. MTI-31529

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Washington, D.C. 20231 INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO.	Serial No.
	MTI-31529	09/935,255
	Applicant	Confirmation No.
	Ronald A. Weimer	1208
	Filing Date	Group Art Unit
	08/22/2001	2813

COPY

U.S. PATENT DOCUMENTS

Examiner Initial		Document No.	Publication/ Issue Date	Patentee	U.S. Class	Sub-Class
~	A1	5,563,093	10-08-96	Koda et al.	438	231
I	A2	6,005,807	12-21-99	Chen	365	185.26
I	A3	6,087,229	07-11-00	Aracowitz et al.	438	591
~	A4	6,323,114 B1	11-27-01	Hattungady et al.	438	591

OTHER DOCUMENTS (Including Author, Title, Date, Relevant Pages, Place of Publication)

Examiner Initial		Non-Patent Document
CI		Wolf, Silicon Processing for the VLSI Era, Vol. 2 Process Integration, Lattice Press: Sunset Beach CA, 1990, pp. 332-335

Applicant
reads to
provide
this document

Examiner Initials <i>Tom</i>	Date Considered <i>11/10/01</i>
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPTP 600; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	

MK2/932574.1

1 of 1